

Memory Array Incorporating Memory Cells Arranged In NAND Strings

Luca G. Fasoli, et al.

10/729,843

1/17




FIG. 1

160




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7





FIG. 8






FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15






FIG. 16



GLOBAL BIT LINES 103, 107 ON ONE LAYER
GLOBAL BIT LINES 105, 109 ON 2ND LAYER } FIG. 17B






FIG. 17D




FIG. 17E




FIG. 18